top of page

Webinar: Implementing Convolution on Multi-core NPU

  • Sohee Lee
  • Dec 20, 2024
  • 1 min read

In this webinar, our NPU and AI Software Engineer, Athul, introduces BOS Semiconductors’ innovative approach to implementing convolution operations on a multi-core NPU architecture.


He walks through the challenges of parallel processing in AI workloads and how our software optimizes performance across multiple cores.


This session provides a technical yet accessible overview of how BOS enables efficient AI acceleration for next-generation applications.


  • LinkedIn
  • Youtube

HQ : 3F, I&C Building, 24, Pangyo-ro 255 beon-gil, Bundang-gu, Seongnam-si, Gyeonggi-do, 13486, Korea

Vietnam R&D Center : 5F, The Grace Tower, 71 Hoang Van Thai, Tan Phu, District 7, Ho Chi Minh City 700000, Vietnam

© 2024 BOS Semiconductors

bottom of page